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Memory is used to store the data. Semiconductor memory can be used as our 
computer’s cache memory, in our mobile applications, in memory cards of our 
cameras.  
To meet the growing needs for memory, variety of different memories are used like 
DRAM, SRAM, etc. With the rapid growth in the requirement of memories new memory 
technologies are being developed and considerable amount of research is invested in 
these new memory technologies. One of a very new memory technology is 3DXP 
Memory. 3DXP is a type of Non-Volatile memory which has very high density and high 
speed as compared to any other Non-Volatile memory. It can be used in various 
applications like Genomics, sensing. In this report, I would like to introduce 3DXP 
Memory development and my work as a 3DXP Yield Enhancement Electrical Failure 
Analysis Engineer.  
In my creative component I was required to read and understand the literature about 
how different memories work. I was also assigned to do an internship on 3DXP 
Memory at Micron Technology Inc from March 12,2018 through August 3,2018. During 
my master’s degree I took some courses like Semiconductor Physics, Microelectronics 
Fabrication Techniques, Digital VLSI and Statistics which helped me to learn and apply 
































Chapter 1. Introduction 
 
Memory 
Memory is a Physical device which stores data on permanent or temporary basis. It is 
just like a human brain which stores all the information. From the clicked pictures in 
our cameras to the text messages in a mobile phone, memory is needed everywhere. 
It contains a circuit that stores large array of digital information. 
 
Memory can be classified into below categories: 
 
 
Figure 1. 1 Memory Classification 
Volatile Memory 
This type of memory[1] requires power to retain the data. It loses its content as soon 
as power is turned off.  
Examples: SRAM memory, DRAM memory 
Usage: It is used in computer’s main memory 
 
Non-Volatile Memory: 
This memory stores the information even if the power is turned off. It can permanently 
store the information. 
Examples: NAND Flash, NOR Flash, 3DXP Memory 
Usage: It is used in Laptops, Tablets, MP3 player, phones 
 
The semiconductor industry is growing at a very fast rate and the demands of the 
customers are also increasing day by day. So, to satisfy their requirements 
researchers are innovating new memory technologies. One such technology is 3DXP 











Chapter 2. Background Information 
 
Overview of Different types of Memory 
 
2.1 SRAM (Static Random-Access Memory) 
 
SRAM Memory[4] is a class of Volatile Memory which has very fast Read and Write 




Figure 2. 1 SRAM Memory Cell  
 
It consists of two cross coupled inverters i.e. four transistors to store each bit of data. 
Also, there are two access transistors (here M5 and M6) which are used to control the 
access to the storage cell during Read and Write operations. As it contains 6 




Figure 2. 2 Cross-coupled inverters 
Retaining: 
Cross coupled inverters act like a feedback loop and help in retaining the data. 
 
Writing: 
We have to give a high voltage on the WL, so that the MOSFET switches close and 
provide access to the memory cell. BL and BL_Bar will act like an input. 
 
Example: If we want to store logic 1 inside the memory cell, we will give input at BL as 
logic 1(high voltage) and BL_Bar as logic 0(ground) so that both the bit-lines force the 
logic values into the memory cell. 
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Figure 2. 3 Write operation 
Reading: 
The bit-line is pre-charged to Vdd/2 and WL is at a high voltage. If the memory cell 
has logic 0 stored in it, the BL will go low and BL_Bar will go high. Hence, the difference 
would be negative which would be sensed by a sense amplifier. 
If Logic 1 is stored, then BL will go high and BL_Bar will go low. Hence, the difference 
would be positive. 
 
Memory cell BL BL_bar Difference 
0 Low High Negative 
1 High Low Positive 
Table 2. 1 Read Operation 
 
2.2 DRAM Memory (Dynamic Random-Access Memory)  
 
DRAM Memory[7] is also a Volatile Memory and is cheaper than SRAM. It is used in 




Figure 2. 4 DRAM Memory Cell 
Each memory cell has a capacitor and an access transistor. Data is stored in DRAM 
as charge on a capacitor. 
Capacitor is either charged to full Vdd level (Logic 1) or ground (Logic 0).[3] 
This memory requires refresh due to charge leakage through the capacitor every time 
a read operation is performed. Since, we need to recharge the capacitor again and 
again in order to restore the data, it is called as “Dynamic RAM”. Its structure is less 








WL remains high to close transistor switch. If we want to write Logic 1, we will give 
high voltage to BL. If we want to write Logic 0, then we will connect BL to ground. 
 
Reading: 
We can read what’s stored in DRAM Memory by turning the access transistor ON and 
this output goes into the BL which will further go into the sense amplifier. If the sensed 
voltage is more than the reference value (Vdd/2) then it is as considered Logic 1 else, 
it is Logic 0. 
 
2.3 Flash Memory 
 
Flash Memory is a Non-Volatile memory which has very high density. It is used in 




Figure 2. 5 Floating Gate MOSFET  
It uses floating gate MOSFET[8] to store data. It consists of two gates, 1) a floating 
gate which is electrically isolated and not connected to any metal contacts, 2) a control 
gate which is connected to the gate terminal. 
The two gates are separated by a thick oxide layer called as an Inter-Poly Dielectric 







Figure 2. 6 Floating Gate Charge States in Logic 0 and 1  
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Figure 2. 7 Read Operation 
 
Value 0 will have higher threshold voltage than value 1 due to accumulation of 
negative charges on the floating gate.  
We will give a voltage between threshold voltage of logic 0 and threshold voltage of 





Figure 2. 8 Quantum Tunneling  
NAND Memory uses Quantum Tunneling [5] mechanism for programming. When high 
negative voltage is applied on the control gate the barrier shape changes. The 
electrons in the channel see a triangular barrier which is easy to pass than rectangular 
barrier. The electrons move from channel into the floating gate. 
 
 
Figure 2. 9 Hot Electron Injection Effect  
NOR Memory on the other hand uses hot electron injection effect [5] for programming 
the memory cell. When some gate to source voltage is applied a channel is created. 
When we apply source to drain voltage some electrons start accelerating and hence, 
the kinetic energy of these electrons increases. When electrons gain sufficient energy 
which is greater than the oxide barrier, these electrons start jumping over the oxide 





Figure 2. 10 Erase Operation 
Erase operation in both NAND and NOR can be done by Quantum Tunneling 
mechanism. When high positive voltage is applied to the control gate, the electrons in 
the floating gate cross the barrier goes and go into the p substrate. 
 
NOR Flash Structure: 
 
 
Figure 2. 11 NOR Flash  
Read 
We will apply an intermediate voltage (between threshold of Logic 1 and 0) to the cell 
we want to read and low voltages to all other floating gate MOSFETs to make sure 
they do not conduct.  
 
Program (Logic 0): High voltage is given to the drain and a gate voltage greater than 
threshold voltage to the memory cell we want to program. 
 
Erase (Logic 1): High negative gate voltage is applied, and value of all floating gate 
cells are set to 1 by quantum tunneling mechanism. 
 
 
NAND Flash Structure: 
 
 
Figure 2. 12 NAND Flash 
Read 
We will apply an intermediate voltage (between threshold of Logic 1 and 0)  to the cells 
we want to read and high voltages to all other floating gate MOSFETs, so that they 




Program (0): High positive gate voltage is applied to the memory cell we want to 
program in order to program it through quantum tunneling. 
 
Erase (1): High negative gate voltage is applied, and value of all floating gate cells are 
set to 1 by quantum tunneling mechanism. 
 
2.4 3DXP Memory 
 
 
Figure 2. 13 Memory Trend 
New revolutionary Non-Volatile memory after 36 years with improved performance. It 
was announced in 2015 and is a joint venture of Intel and Micron. The production is in 
Lehi, Utah. 
It’s a faster, transistor-less, stackable and inexpensive memory. It is not limited by 
number of programs cycles hence, has high endurance. It also has high density and 
low latency as compared to NAND. [3] 





Figure 2. 14 3DXP Memory Architecture 
 
This memory uses cross-point array architecture, perpendicular BL and WL connect 
submicroscopic columns. 
It consists of memory cell which stores single bit data and a selector which enables 
memory cell to be written or read without using a transistor. 







Each memory cell can be individually addressed by selecting its top and bottom line, 
i.e. BL and WL. [2] 
It uses phase change material with different resistances for storing data. Amorphous 
state to store logic 0 and crystalline state to store logic 1. Selector device is used to 
access the device. 
It consumes very less power than NAND and has more write/read speeds than any 

























Chapter 3. Work as 3DXP Engineer 
 
Work on 3DXP Memory 
 
Worked as Yield Enhancement Electrical Failure Analysis Engineer. Interacted with 
Process Integration, process, probe and product engineers. Analyzed probe, 
parametric and fab data to identify yield issues. Published and presented reports on 
analysis in meetings. Applied knowledge of silicon fabrication steps to identify and 
troubleshoot yield issues. [2] 
 
 
Figure 3. 1 Micron Internship Timeline 
 
Responsibilities included to identify interactions between process modules and 
equipment to detect fail mechanisms. I was also responsible to monitor the end of line 
performance to identify unexpected shift. 
Micron is a world leader in memory technology solutions. It manufactures DRAM, 
























Chapter 4: Projects and Discussion on 3DXP Memory 
 
4.1 3DXP Training 
 
Project Goal: 
Project aim was to gain basic understanding of 3DXP-20 series working and 3DXP 
architecture and to complete online trainings on SPC, Statistics, JMP and Yield3 
training. 
Introduction to YE Tools like Unix, Putty, Micron central, Data Daemon. 
 
Outcomes: 
After undergoing some trainings, I was able to extract probe data from Yield3 and I 
analyzed data using JMP. I performed probe to inline correlation and simple data 
mining like good vs bad analysis. I also supported few SWRs which helped in applying 
data extraction techniques, preparation and process knowledge and used them to 
make analysis. 
 
4.2 Special Work Request (SWR) Analysis 
 
Project Goals: 
Goal for this project was to complete SWR Analysis using YE tools by deadline. Also, 
had to 
interact with respective process owners and learn, understand the particular process 





Figure 4. 1 Number of dies failing in a wafer seen in ESDA software 
Green: Good Dies 
Orange: Bad Dies 
 
I got exposed to interact with SWR owner and PI Engineer from both R&D and 
manufacturing fabs. I was given opportunity to focus on small portion of the process 
flow and analyze how changes in particular process can affect electrical metric. I used 
ESDA (Enhanced software for data analysis) to map the failing bins in a wafer. 
Example- Worldline fails due to short circuits identified by particular pattern on map. I 





A new SWR Request came with a recipe change from the process owner, it included 
one control group set of wafers on which old process was used and few experimental 
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group wafers where new process was introduced. I had to extract the process data 
from Yield3 and analyze the data in JMP. I had to check for any toggles in comparison 
with other control group wafers. Final step was to electrically analyze the data and find 
the causes about the failing dies. Main goal was to find the size and shap4e of the 
defect, density of defect, defect location and causes of defect. 
 
 
Figure 4. 2 Underexposure causing shorts 




Figure 4. 3 Underexposure led to WL-WL shorts which led to selecting two memory 
cells  
4.3 Weekly Trend Analysis 
 
Project Goals: 
To Perform probe trend analysis and highlight shift needs to be followed up and to 
present outcomes in weekly group meetings. 
 
Outcomes: 
In this project I worked on weekly tracking of defined set of critical yield metric and 
flagged unexpected trend seen like more fails due to new reticle mask change, I also 
checked for potential shift cause and performed correlations. I was exposed to JMP 
Scripting Language and I also automated Weekly trends analysis. I was also able to 
highlight fails and worked on follow up items. 
 
Process: 
I had to extract all lots fabrication data of that week and I wrote a script for weekly 
trends that selected and sorted the most important metrics which had the greatest 
number of fails out of 600-1000 metrics. The script could tell about the causes of fail 
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and the trend’s direction. I could focus more on the top metrics rather than visually 
seeing all 600 metrics. 
Example: 
 





































Chapter 5. Conclusion 
 
The main aim was to do a literature survey on all existing memories and to work on 
3DXP Memory at Micron Technology. 
After reviewing the literature and working as 3DXP YE Engineer I can say 3DXP is a 
very promising Non Volatile memory which is 1000X times faster than NAND Memory 
[2]. It also has 10X more density than DRAM. It has low cost and low latency in 
nanoseconds as compared to NAND which is in microseconds. The lifetime is also not 
impacted by number of write cycles. 10 series has dual decks and 20 series have quad 
decks with higher densities.  
During my internship I was able to produce yield reports to increase yield and find the 
causes of the fails. I was also able to automate Weekly Trends so that just by a click 
engineers could see which electric metrics are failing for the particular week and their 
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